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Abstract—The power rating of Modular Multilevel Converter
based HVDC has increased rapidly over the past decade, with
individual links in the gigawatt power range now technically
feasible and further power increases on the horizon. Such large
links may be required to provide ancillary services such as fast
frequency response or emergency power re-routing in the event
of a system disturbance. Providing such services may require
converters to be designed with overload capacity. This paper
examines how the thermal aspects of semiconductor devices may
impact the operation of such converters and how the exploitation
of short term thermal dynamics may lead to dynamic rating of
converters.
Index Terms—Converters, Frequency response, HVDC Trans-
mission, Thermal management of electronics
I. INTRODUCTION
Modular Multilevel Converters (MMC) have become the
standard Voltage Source Converter (VSC) topology for HVDC
applications. The modular topology is constructed from several
hundreds of individual Sub-Modules (SM) in a half-bridge
or full-bridge arrangement, each with a capacitor controlled
around a nominal voltage. By bypassing or inserting SMs
within each arm of the converter a voltage waveform with
low distortion can be generated whilst keeping the individual
switching frequencies of the power semiconductors to a low
level [1].
The topology allows converters with power ratings in the
gigawatts, operating at several hundred thousand kilovolts,
to be constructed using standard IGBT modules and control
circuitry designed for drive applications. The available power
rating of such converters and associated cable technology has
increased rapidly over the past decade. Power ratings are now
available that approach or exceed the N-1 loss of in-feed
security criterion of many modern power systems. As con-
verters increase in size, and multi-terminal networks become
viable, VSC based HVDC systems may be required to provide
additional ancillary services such as fast frequency response
and emergency power flow control during system disturbances.
In order to always have sufficient power handling available
to provide these services, MMCs may have to be designed
with overload capacity. Such overload capacity is already
common with Current Source Converter (CSC) technology [2].
For example the Three Gorges-Changzhou and Three Gorges-
Guangdon HVDC bipolar links are designed for a nominal
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rating of 3 GW, with a continuous overload rating of 3.48
GW, and a five second overload rating of 4.5 GW [3].
This paper examines how similar overload capabilities could
be designed into MMC based HVDC links and how the
thermal aspects of the semiconductors devices used may
impact or limit the operation of such converters. This paper
focuses on an example converter with the specifications given
in Table I.
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Figure 1: Per Phase Representation of Modular Multilevel
Converter
II. POWER LIMITATIONS IN MODULAR MULTILEVEL
CONVERTERS
The power range of MMCs are limited by three main
factors; the peak arm current, the modulation index of the
converter arms and the peak SM voltage [4, 5].
• The peak arm current limit is defined as the peak current
that the semiconductor switches can safely and reliably
switch whilst remaining within their Safe Operating Area
(SOA). By operating past this current limit threshold the
IGBT module used within the converter is at increased
likelihood of failure due to thermal breakdown or latch-
up.
• The voltage that an MMC can generate is limited by both
the DC terminal voltage and by the maximum voltage that
2the sum total of SMs within each arm of the converter
can generate. Due to the energy deviation of the SM
voltage capacitors the level of voltage available within
each arm is a time-varying value. The modulation index
(Vmod) can be defined as in (1). By keeping Vmod within
the bounds of 0-1 the converter ensures it both keeps
the generated AC voltage below the DC terminal voltage
and has enough voltage available to maintain control over
the arm and phase currents. For operational regions it is
required to add some headroom on this value to allow for
control margin. The example converter has been specified
to keep Vmod within the bounds of 0.05 - 0.95.
Vmod =
Vstackrequested
n∑
i=1
VSMi
(1)
• The peak SM voltage limit is defined as the maximum
allowable voltage, due to SM voltage deviation, that each
individual SM within the converter is designed to reach
during normal operation [5]. Any voltage reached above
this level may require protective control action to be
implemented to protect the SM from damage.
A. Overload Technique
By using techniques, such as those proposed in [6], the
PQ envelope of an MMC can be expanded past its normal
operational limits when running in its standard mode. These
techniques involve controlling the circulating currents within
the converter to suppress the peak current flowing through
the arms of the converter. This circulating current provides no
disturbance to either the AC or DC side waveforms. This paper
proposes that such methods could be useful for providing
overload capacity within MMC based HVDC schemes without
significant over-sizing of the semiconductor devices, with
resulting increased capital cost, of the converter stations. The
use of circulating currents cause additional losses within the
converter and may be unattractive for use during normal
operation. However during emergency events, when the con-
verter may be required to operate in the overload region, the
efficiency of the converter may not be a high priority for the
system operator.
Table I: Converter Specifications
Power Rating 1.26 GW
DC Voltage ±525 kV
AC Voltage (L-L) 595 kV
Nominal SM Voltage 1.78 kV
Number of SMs per Arm (N) 599
SM Capacitor 8.5 mF
Nominal Stored Energy 38.5 kJ/MVA
Peak SM Voltage Limit 2 kV
Peak Arm Current Limit 1.35 kA
Arm Modulation Index Limits 0.05
Arm Inductor 0.2 pu (104.4 mH)
Transformer Leakage Reactance 0.14 pu (208.9 mH)
IGBT Module 5SNA 1200E330100
Max Coolant Temperature 50 oC
The controlled circulating current in the example converter
is comprised of 2nd and 4th harmonic and has been optim-
ised to minimise the peak arm current flowing through the
converter. The resulting arm current waveforms within the
converter are shown in Figure 2. Running such a circulating
current requires a converter controller with control over indi-
vidual arm currents to be implemented. By utilising this cir-
culating current waveform the active power limit imposed by
the peak arm current limit can be extended by approximately
30%. However due to the increased energy deviation of the
SMs caused by such a circulating current this technique causes
some design penalties, such as a slightly increased number of
SMs or larger SM capacitors.
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Figure 2: Peak Arm Current Reduction
By utilising these techniques MMC P/Q envelopes such as
the one shown in Figure 3 might be realised. A reduction in the
reactive power capability requirement in the overload region
may lessen the design penalty of introducing such overload
capacity, as the operating point at peak rated power and rated
capacitive power factor is one of the main design constraints
in dimensioning MMCs [5].
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Figure 3: PQ Envelope
A simulation of the converter ramping into the emergency
overload region is shown in Figure 4. As the converter
enters the overload region the circulating current controller
is activated, suppressing the peak arm current to within the
same level as seen during rated power in normal operation.
Due to the low switching frequency operation of the IGBT
modules within MMCs, the losses are such that the power
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Figure 4: Converter Ramping from 1pu Active Power to 1.3pu
Overloaded Operation
range is not limited by the junction temperature limit but by
the SOA of the devices [7, 8]. However because of increased
losses due to the higher RMS currents this may not be the
case during overloaded operation.
III. THERMAL DYNAMICS
A. Modeling
1) Thermal Model of IGBT Module: A thermal model
of a water-cooled device has been developed using the Fi-
nite Element Method (FEM) electronics thermal simulation
package ANSYS IcePak. The module used is from ABB
Semiconductors [9] and is used for several of their high power
devices, with voltage ratings in the 3.3kV-4.5 kV range and
current ratings in the region of 1000-1800 A. The module
modelled within ANSYS IcePak is shown in Figure 5.
The thermal modelling of a similar heat sink mounted IGBT
module and validation against experimental results has been
extensively covered in [10]. The thermal model within this
study has been compared against the results presented in [10],
and agrees with close approximation.
Internally the device consists of 24 IGBT dies and 12 diode
dies connected by internal bus bars and bond wires. The diode
dies are located closest to the centre of the device. In the model
it is assumed that all heat flow is from the active junctions to
the cooling liquid of the heat-plate and that any heat flow from
the junction to ambient air is negligible, for this reason the
plastic case, bond wires and internal bus bars of the module
are not included in the model. The power losses are modelled
as 2-D power sources, dissipating a fixed amount of power,
placed upon the top surface of each die. The dies within the
module are assumed to equally share the overall power loss
(a) Heat Dissipated at IGBT Dies
(b) Heat Dissipated at Diode Dies
Figure 5: IGBT module with power sources dissipating heat
at the silicon dies
within the module due to the positive temperature coefficient
of the on-state voltage of each die.
The junction temperatures were measured at the geometric
centre of each silicon die. Due to the internal construction
of the device there is a varying amount of cross coupling
between the dies which leads to an imbalance between junction
temperatures of individual dies within the module. The junc-
tion temperature measurements presented in this study are an
average of the junction temperatures measured at each IGBT
or diode die within the module.
The transient thermal impedance response curves of the
module to both sets of dies being heated are shown in
Figure 6. To derive thermal models suitable for use within
the Matlab/Simulink model the transient thermal impedance
curves are fitted to a finite series of exponential terms in the
form of (2). The Laplace transform is then applied to this
finite series to give a transfer function suitable for use in
Matlab/Simulink. The extracted values from the curves are
given in Table II.
Zth(t) =
∑
Ri.(1− exp(−t
τi
)) (2)
The short-term thermal response of the system is dominated
by the response of the silicon dies themselves, which heat
up within several fundamental cycles of converter operation.
However the thermal path also contains elements with longer
time constants, such as the devices base-plate and the heat-sink
itself.
2) Power Loss Modeling: The power losses within the
module are estimated using a look-up table method, based
upon the current waveforms through each device, using data
extracted from the manufacturers data-sheet. This method is
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Figure 6: Transient Thermal Impedance Response of IGBT
Module
Table II: Transient Thermal Impedance Values
i 1 2 3 4
IGBT to Ambient Ri(K/kW ) 3.6450 4.2970 5.406 11.37
τi(s) 0.0141 0.117 1.026 10.8
IGBT to Diode Ri(K/kW ) 1.337 7.386 3.192 5.120
τi(s) 5.45 8.65 19.43 122.4
Diode to Ambient Ri(K/kW ) 5.617 10.04 9.633 15.7
τi(s) 0.0102 0.0839 1.050 9.621
Diode to IGBT Ri(K/kW ) 1.303 3.003 5.247 7.015
τi(s) 2.872 2.753 6.769 14.610
presented in [11], and has been updated to account for junction
temperature dependent changes in the devices characteristics.
B. Steady State Junction Temperatures
In an MMC operating at close to unity power factor it has
been shown that the lower IGBT within each half-bridge SM is
placed under significantly more thermal stress than the upper
IGBT [8] . For this reason, only estimated results for the lower
IGBT within a SM are shown. The power losses and steady-
state junction temperatures within the lower IGBT are shown
in Figure 7.
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Figure 7: Power Losses and Junction Temperatures within the
Lower IGBT Module in an MMC SM
The highest junction temperature reached during normal
operation is 92 oC, indicating good utilisation of the device
[12]. As the converter increases to 1.3 pu power, the junction
temperature peaks at 110 oC which is approaching the 125 oC
limit of the device and could be considered a high risk
temperature.
C. Dynamic Thermal Overload Rating
For HVDC applications where the cost of failure is high,
it is likely that significant safety margins will be imposed on
the device junction temperature. This safety margin should
account for variation in the device characteristics, as well as
lifetime degradation of the device and its cooling path. A
junction temperature limit of 100 oC has been chosen for the
example converter. This gives a margin of approximately 9oC
of thermal headroom to exploit during overloaded operation,
assuming a pre-overload operation at 1 pu active power and a
coolant at maximum design temperature.
From Figure 7 it can be seen that this will result in a
steady state overload capability of 1.14 pu. By exploiting the
elements of the cooling path of the IGBTs with longer thermal
5time constants, namely the base-plate and heat-sink, it may be
possible to temporarily breach this steady-state limit whilst
keeping below the specified junction temperature limit. This
may potentially be useful for providing short-term overload
capacity in response to fast system events with a lower steady-
state overload capacity also available.
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Using an averaged model of the power losses within the
converter and the transient thermal model of the IGBT device,
the transient overload rating of the example converter has been
determined and is shown in Figure 8. The plot shows the power
curves that the converter can follow and still keep the peak
junction temperature of the device below the specified limit
of 100oC during overloaded operation. The dotted line shows
the interpolated point where the converter’s power would have
to be ramped back down to prevent over-heating of the devices.
The converter is capable of maintaining the maximum overload
rating for a duration of ∼ 1.5 seconds, with the transient power
limit curve showing an approximately exponential decay from
this point.
A worst case of operating a 1 pu active power prior to
overloaded operation was assumed for the given curves, this
means the converter has the minimum amount of available
thermal overhead before moving into the overload region. The
rating will be different depending on whether the converter
is operating as an inverter or rectifier because of the thermal
imbalance between the diode and IGBT junction temperatures
within the module. In a point-to-point link the worst case will
be the limiting factor, however in multi-terminal networks this
may not be the case.
Beyond the thermal limits of the power electronic devices
additional system components will impose limitations on
increased power flow though the system. These addi-
tional elements will include the AC side transformers, DC
cable/overhead line, as well as the internal bus bars and
electrical terminals of the converter. The results here are
shown for the maximum ambient coolant temperature that the
converter has been specified for of 50 oC. Additional overload
capability may be achieved by increasing the power of the
cooling system to reduce the ambient coolant temperature. The
actual coolant temperature will be dependent on the converter
loading and the weather conditions at the converter station.
IV. SIMULATION RESULTS
To demonstrate the potential usefulness of short term over-
load capability simulation results of a converter responding to
an under-frequency event on the AC system are shown. The
power set-point of the converter during the frequency event
is regulated by a simple droop controller. This set point is
then further adjusted by an overload controller, implemented
as a simple integral gain, to maintain the maximum junction
temperature reached to below the specified limit of 100 oC.
This overload controller is only activated when the junction
temperature limit is breached. A schematic of this scheme is
shown in Figure 9.
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Figure 9: Converter Power Controller with Droop Gain and
Overload Controller
Simulation results of the converter response to a fixed under-
frequency event, with variation in the droop gains, are shown
in Figure 10. The frequency event is implemented on an ideal
voltage source in the simulation and is independent of the
converter power output.
Results indicate that the full overload capacity of the
converter is only available during the first two seconds of
overload operation, as in the case of the 0.6 pu/Hz and 0.8
pu/Hz droop response. This is in agreement with the transient
overload rating shown in Figure 8.
In the other droop cases the junction temperature has nearly
reached the 100 oC limit by the time the droop characteristic
is constrained by the overload controller. This indicates that
if converters are designed with a dynamic overload rating it
may be beneficial to use this short-term overload capacity in
a one-shot manner as soon as the frequency event is detected.
This may be useful in quickly delivering additional power to
support the grid during the initial portion of a frequency event
when the Rate Of Change Of Frequency (ROCOF) is greatest
with the steady-state overload capacity used to provide primary
reserve support after the dynamic capacity has been used.
V. CONCLUSION
The thermal dynamics within the converter station have
been discussed. The concept of using controlled circulating
currents to provide overload capacity has been presented. In
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Figure 10: Response of Converter to Under-Frequency Event
cases where the IGBT device junction temperature becomes
the limiting factor the concept of dynamically rating the
converter to provide short term overload capacity is presented.
Simulation results have been presented which show how these
techniques may be applied during system disturbances.
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